

# Compal Confidential

DULU 330C (DLID4 / DLID5)

DIS M/B Schematic Document

Intel KabyLake U/KabyLake R Processor with DDR4


MX110 (23x23mm)

2018-03-09

LA-G201P

R E V: 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2018/03/09		2019/03/09		Cover Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size Document Number Rev	
				Custom LA-G201P 1.0	
				Date: Friday, March 09, 2018 Sheet 1 of 55	













G3-&gt;S0

S0-&gt;S3/DS3

S0/DS3-&gt;S0




S0-&gt;S5






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				Custom	
				LA-G201P	
				Date: Friday, March 09, 2018	Sheet 6 of 55






# Interleaved Memory




## Recommended By Intel Max







Security Classification	Compal Secret Data	2019/03/09	2019/03/09	2019/03/09	2019/03/09
Issued Date	Deciphered Date	Deciphered Date	Deciphered Date	Deciphered Date	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTOMER TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Friday, March 09, 2018					
Sheet 7 of 55					






Follow 543016\_SKL\_U\_Y\_PDG\_0\_9










Security Classification	Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
LA-G201P				Friday, March 09, 2018
Sheet 8 of 55				





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2018/03/09				Title			
				Deciphered Date				SKL-U(4/12)HDA,EMMC,SDIO,CSI2			
								Size			
								Document Number			
								LA-G201P			
								Date			
								Friday, March 09, 2018			
								Sheet			
								9 of 55			



Follow 546765.2014WW48\_Skylake\_MOW\_Rev\_1.0  
Stuff 2.7k ohm (RC35) PU for SkyLake-U  
Stuff 60.4 ohm (RC110) PD for CannonLake-U



Only For Power Sequence Debug



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				LA-G201P	
				Date	Friday, March 09, 2018
				Sheet	10 of 55

GPIO\_MOSI (Internal Pull Down):

No Reboot

0 = Disable No Reboot mode. ==> Default


1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

GPIO1\_MOSI (Internal Pull Down):

Boot BIOS Strap Bit


0 = SPI Mode ==> Default

1 = LPC Mode



Capacity	Description	X76	PART NUMBER (R3)
4GB	WITHOUT ON-BOARD RAM	N/A	N/A
	SAMSUNG 2666MHz (K4A8G165WC-BCTD)	X7677538L13	SA0000B6F10
	HYNIX 2666MHz (H5AN8G6NC) R-VKC)	X7677538L15	SA0000BMN10
	MICRON 2666MHz (MT40A512M16L1Y-075:E)	X7677538L14	SA0000ARD30
	N/A	N/A	N/A
	N/A	N/A	N/A
	N/A	N/A	N/A

Capacity	Description	GPP_B19	GPP_B20	GPP_B21
		OBRAM_ID0	OBRAM_ID1	OBRAM_ID2
4GB	WITHOUT ON-BOARD RAM	0	0	0
	SAMSUNG 2666MHz (K4A8G165WC-BCTD)	0	0	1
	HYNIX 2666MHz (H5AN8G6NC) R-VKC)	0	1	0
	MICRON 2666MHz (MT40A512M16L1Y-075:E)	0	1	1
	N/A	1	0	0
	N/A	1	0	1
	N/A	1	1	0



Function	HDD_ODD_DETECT (GPP_D11)
Mount ODD	0
Mount 2nd HDD	1

The diagram shows a pull-down resistor configuration for HDD\_ODD\_DETECT. It uses a 10K 0402 5% resistor (RC208) connected between the HDD\_ODD\_DETECT pin and ground. The circuit is powered by +3V5.

Function	MODEL_SETTING (GPP_D12)
15"	0
14"	1



The diagram shows a pull-down resistor configuration for MODEL\_SETTING. It uses a 10K 0402 5% resistor (RC205) connected between the MODEL\_SETTING pin and ground. The circuit is powered by +3V5.

Function	DGPU_PRSTNT (GPP_C15)
DIS	0
UMA Only	1


The diagram shows a pull-down resistor configuration for DGPU\_PRSTNT. It uses a 10K 0402 5% resistor (RC61) connected between the DGPU\_PRSTNT pin and ground. The circuit is powered by +3V5.

Function	DGPU_SEL (GPP_A20)
N16V-GMR1 (MX110)	0
N16S-GTR (MX130)	1

The diagram shows two pull-down resistor configurations for DGPU\_SEL. For N16V-GMR1 (MX110), it uses a 10K 0402 5% resistor (RC210) connected between the DGPU\_SEL pin and ground. For N16S-GTR (MX130), it uses a 10K 0402 5% resistor (RC209) connected between the DGPU\_SEL pin and ground. Both configurations are powered by +3V5.




TO DGPU




Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Document Number	SKL-U(7/12)PCIE, USB, SATA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
Date: Friday, March 09, 2018				Sheet	12 of 55


**+1.0VALW TO +1.0V\_VCCST**






**+1.8VALW TO +1.8VS**



**+1.0VALW TO +1.0VS\_VCCIO**




Reserved for BSoD 0x124 Issue




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2018/03/09	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLIMENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		2019/03/09		Compal Electronics, Inc.	
Size		Document Number		SKL-U(8/12)Power	
Date:		Friday, March 09, 2018		LA-G201P	
Sheet		13		Rev 1.0	







www.teknisi-indonesia.com






### SVID ALERT



### SVID DATA




Ball #	Ball Names R-U42	Ball Names U22
C7	XTAL24_OUT	NC
E3	XTAL24_IN	NC
E35	NC	XTAL24_OUT
E37	NC	XTAL24_IN
AK42	VCCGTx	VCCGTx
AK43		
AK45		
AK46		
AK48		
AK50		
AL43		
AL46		
AL50		
AM48		
AM50	VCCGT	VCCGT
AM52		
J43		
J45		
J46		
J48		
J50		
J52		
K48		
K50		
A48	VCCGTx	VCCGTx
A53		
AK52	RSVD	VCCGTx
K52	RSVD	VCCGT




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-G201P	1.0
				Date:	Friday, March 09, 2018	Sheet 16 of 55




# Interleaved Memory



## CLOCK TERMINATION



## Co-layer for SDP / DDP Memory DIE



## On Board RAM - Data Mapping

U4	DQ	U2	DQ	U3	DQ	U1	DQ
DQL0	D13	DQL0	D29	DQL0	D43	DQL0	D60
DQL1	D12	DQL1	D25	DQL1	D40	DQL1	D61
DQL2	D11	DQL2	D27	DQL2	D42	DQL2	D62
DQL3	D8	DQL3	D24	DQL3	D41	DQL3	D57
DQL4	D10	DQL4	D30	DQL4	D47	DQL4	D58
DQL5	D9	DQL5	D28	DQL5	D45	DQL5	D56
DQL6	D14	DQL6	D31	DQL6	D46	DQL6	D59
DQL7	D15	DQL7	D26	DQL7	D44	DQL7	D63
DQU0	D6	DQU0	D22	DQU0	D38	DQU0	D50
DQU1	D1	DQU1	D17	DQU1	D37	DQU1	D52
DQU2	D7	DQU2	D23	DQU2	D35	DQU2	D51
DQU3	D5	DQU3	D20	DQU3	D32	DQU3	D48
DQU4	D3	DQU4	D19	DQU4	D33	DQU4	D54
DQU5	D4	DQU5	D16	DQU5	D36	DQU5	D53
DQU6	D2	DQU6	D18	DQU6	D39	DQU6	D55
DQU7	D0	DQU7	D21	DQU7	D34	DQU7	D49

















From DG-07158-001\_v05\_secured (NVIDIA Spec)

### 7.1.8 CKE\* Signal

Two copies of the clock enable signal (CKE\*) are provided for each memory partition of the GPU (Figure 7-4). These are connected to two DRAM components in the standard mode as point-to-point connections. The two signals are shared in the clamshell mode that will have four DRAM components (Figure 7-5). The CKE\* signal requires a 10 kΩ pull-up resistor. This pull-up placement is not critical. The ODT is not provided for these signals.




Figure 7-4. Clock Enable (CKE\*) Signal Connection, x32 Mode

### 7.1.7.3 RST\* Signal

Each channel (32-bit interface) of the GPU provides a single reset signal (Figure 7-3). This is connected to one DRAM component in the standard mode and two DRAM components in the clamshell mode. The placement of this pull-down resistor should be at the end of the daisy-chain of this trace. The ODT is not provided for this signal.





Figure 7-3. Reset Signal Connection


GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2-64/	FBx_PLL_AVDD	0.1 μF	X7R	0402	2 Under GPU
GB2B-64	FBx_PLL_AVDD and FBx_DLL_AVDD Combined	22 μF	X5R	0805	1 Near GPU
		Bead Type			
		30 Ω (ESR<0.010 Ω)	0603	1	Near GPU

### +3VS to +3VS\_DGPU



### +1.0V\_PRIM to +1.0VS\_DGPU

I Continuous (Max) : 0.79 A(+1.0VS\_DGPU)  
 RON (Max) : 22 mOhm  
 V drop : 0.0175 V  
 Rising : ~ 200us



### +3VS to +3VS\_DGPU\_AON




Table 5. EDP-Continuous<sup>3</sup>

Products	GPU Core	GPU FBIO	FB Total <sup>1,5</sup>		1.05V Total <sup>2</sup>		3.3V Total
			1.5V <sup>4</sup>	1.35V <sup>4</sup>	1.05V <sup>4</sup>	1.35V <sup>4</sup>	
N165-GMR	GDDR5	19.0	—	2.0	—	4.2	0.06
	DDR3/L	21.0	1.4	1.4	2.4	2.3	0.06
N165-GTR	GDDR5	26.5	—	2.0	—	4.2	0.06
	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.06





Figure 18-7. Optimus Entry/Exit Timing Diagram


Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms

#### Note:

- 3.3V includes all rails powered at 3.3V. PEX\_VDD includes all rails that are shared on 1.05V/1.0V.
- The ramp time for any rail must be more than 40  $\mu$ s and is recommended to be less than 2 ms.

Figure 18-12. GC6 2.0 Entry/Exit Sequence Timing Diagram




Symbol	Description	Min	Max	Unit
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	3V3_MAIN_EN assertion to all power rails up and stable	0.04	4	ms

#### Note:


- ALL Rail PGOOD=1 represents all GPU power rails are ramped up and in regulation. If any GPU power rail cannot be guaranteed in regulation this state should equal to 0.
- During GC6 exit, the order of power rail ramp-up must follow the power-up sequence described in Chapter 3 with the exception that FBVDD/Q stays on.
- All delays should be minimized to increase time spent in GC6 for maximum power saving.
- The entire entry/exit sequence must complete within 200 ms.



LCD POWER SWITCH




CAMERA POWER CIRCUIT




DISPLAY OFF



HOT PLUG DETECT



eDP CONNECTOR










# CARD READER


## Card Reader IC

Main  UR1  
S IC RTSS146-GR QFN 24P USB2.0 CARD READ  
SA0000AW900

Second  UR1  
S IC GL835-OGYL3 QFN 24P CARD READER  
SA0000AVM10  
GEN\_CR@





NGFF - WLAN / BT (E- KEY)




Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	NGFF WLAN/BT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-G201P	
				Date	Friday, March 09, 2018
				Sheet	33 of 55

# HDD FFC Connector to Sub Board




Security Classification	Compal Secret Data			Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	HDD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-G201P
				Date:	Friday, March 09, 2018
				Sheet	34 of 55
				Rev	1.0


# ODD Connector (14" Only)



# ODD FFC Connector to Sub Board (15" Only)



# ODD MISC.




Security Classification	Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	ODD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Custom LA-G201P Date: Friday, March 09, 2018
				Rev 1.0 Sheet 35 of 55







KEYBOARD



HALL SENSOR




TOUCH PAD




Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	KB/LID/TP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev
				LA-G201P	1.0
Date: Friday, March 09, 2018				Sheet	38 of 55


THERMISTOR




FAN





LED



NOVO BUTTON









www.teknisi-indonesia.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	PWR- DCIN / Vin Detector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number KBL
				Date: Friday, March 09, 2018	Rev 1.0
				Sheet 41 of 55	




PH201 under CPU botten side :  
CPU thermal protection at 93 +3 degree C  
Recovery at 56 +3 degree C




www.teknisi-indonesia.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	PWR- BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number KBL
				Date: Friday, March 09, 2018	Sheet 42 of 55




# Module model information

SY8286B\_V3\_single.mdd  
SY8286B\_V3\_dual.mdd



# Module model information

SY8286C\_V3\_single.mdd  
SY8286C\_V3\_dual.mdd




Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+3VALWP/+5VALW	
Size	Document Number	R ev		1.0	
Custom	Friday, March 09, 2018	Sheet	44	of 55	



# Module model information



APL5930\_V2.mdd



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	APL5930
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custm	KBL
				Date:	Friday, March 09, 2018
				Sheet	46 of 55
				Rev	1.0







H/S AON6280:  
 R DS (ON) (at V GS =10V) < 6.5m  
 R DS (ON) (at V GS =4.5V) < 10.5m  
 L/S AON6214:  
 R DS (ON) (at V GS =10V) < 2.3m  
 R DS (ON) (at V GS =4.5V) < 3.5m?

VCC CORE  
 FSW=450kHz  
 Choke=0.15uH  
 DCR=0.67 mOhm +/- 5%



VCC GT  
 FSW=450kHz  
 Choke=0.15uH  
 DCR=0.67 mOhm +/- 5%

VCC SA  
 FSW=600kHz  
 DCR=6.2 mOhm +/- 5%

U22  
 LI=2.4 mOhm  
 TDC=21A  
 ICCMAX=32A  
 OCP=40A  
 U42  
 LI=2.4 mOhm  
 TDC=42A  
 ICCMAX=64A  
 OCP=70A

U22  
 LI=3.1 mOhm  
 TDC=18A  
 ICCMAX=31A  
 OCP=39A  
 U42  
 LI=3.1 mOhm  
 TDC=12A  
 ICCMAX=28A  
 OCP=39A

U22  
 LI=10.3 mOhm  
 TDC=4A  
 ICCMAX=5A  
 OCP=10A  
 U42  
 LI=10.3 mOhm  
 TDC=4A  
 ICCMAX=5A  
 OCP=10A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	CPU Power stage
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Site	Document Number				Rev
Date	Friday, March 09, 2018				1.0
Sheet	49	of	55		

+VCCCORE




VCCCO 图  
U22  
22uF\*28  
1uF\*35  
U42  
330uF\*1  
22uF\*28  
1uF\*35

+VCCGT

VCCG 图  
U22 & U42  
330uF\*1  
22uF\*33  
1uF\*13

+VCCSA


VCCS 图  
U22 & U42  
22uF\*9  
1uF\*7



+VCCGT\_VCCCORE U42 co-lay



U22/U42 co-lay



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title
				PROCESSOR DECOUPLING
Rev	1.0	Document Number		
Date	Friday, March 09, 2018	Sheet	50	of 55

# PWM-VID Spec and component Values

PWM-VID Spec	Config A	Config B	Config C
Vmin	0.6V	0.6V	0.65V
Vmax	1.2V	1.2V	1.15V
Vboot	0.875V	0.9V	0.9V
Voltage step	6.25mV	6.25mV	25mV
N of Voltage level	96	96	20
Rrefadj	PR8	20K	39K
Rref1	PR7	20K	30K
Rboot	PR10	2K	3K
Rref2=PR20+PR21	PR20	18K	24K
	PR21	0	3K
C	PC9	1.5nf	1.8nf

Current Limit threshold setting  
 $Rocset = (I_{valley} * R_{ds(on)} + 40 \text{ mV}) / 10\mu\text{A}$

$I_{ripple} = (19-0.9) * 0.9 / (304.89\text{KHz} * 0.36\mu\text{s} * 19) = 7.811\text{A}$

$I_{ocp} = 42\text{A}$  per phase  
 $I_{valley} = 42\text{A} - 7.811\text{A} / 2 = 38.0945\text{A}$

Choke: 0.22uH (Size:10\*10\*4)  
 $R_{dc} = 0.82 \pm 5\%$   
Heat Rating Current=40A  
Saturation Current=90A  
 $C = 3 * 330\mu\text{F} (9\text{mohm}) = 990\mu\text{F}$   
 $V_{ripple} = I_{ripple} * ESR(\text{min}) = 7.811\text{A} * 3\text{mohm} = 23.4\text{mV}$

Operation phase Number	PSI Voltage setting
1 phase with DEM	0V to 0.8V
1 phase with CCM	1.2V to 1.8V
Active phase with CCM	2.4V to 5.5V

# Different VGA Chip (different EDP-Peak Current) need select different solution

VGA Chip	N14P-GV	N14M-LP	N14P-LP
	Config B	Config B	Config B
Rated TDP Power at Tj=102C	18W	13W	18.9W
Boosted GPU Total at Tj=102C	25W	20W	23W
EDP-Continuous at Tj=102C	24A	22A	25A
EDP-Peak at Tj=102C	35A	35A	35A
Istep max (Evaluation)	15A	20A	14A
OCP Setting Current	42A	42A	42A
Rocset	10.2K	10.2K	10.2K
Recommendation	1phase 2H2L	1phase 2H2L	1phase 2H2L
Polymer Cap (330uF)	6mohm * 2	6mohm * 2	6mohm * 2
Or OSCON (390uF)	10mohm * 3	10mohm * 3	10mohm * 3

Whether needs 3 OSCON capacitors depend on DC ripple test results!

+VGA\_CORE MX110  
EDP-Continuous 18.8A  
EDP-Peak 31A  
OCP min 40A


+VGA\_CORE MX130  
EDP-Continuous 27.2A  
EDP-Peak 53A  
OCP min 65A

Under GPU Core GB2B-64 package

# Module model information

RT8812A-1P\_V2A.mdd for IC portion

RT8812A-1P\_V2B.mdd for SW portion



Remark:  
1. Switching frequency setting:  $T_{ss} = (C_{ss} * V_{refin}) / I_{ss} + 2.3\text{ms}$   
 $F_{sw} = (V_{in} - 0.5) / (2 * V_{in} * R_{ton} * 3.2p) = 0.01\mu\text{s} * 0.9V / 5\mu\text{A} + 2.3\text{ms} = 4.1\text{ms}$  (PC18 pop)  
 $= 304.89\text{KHz}$   
2. Soft-Start time (Internal) is 0.7ms (PC18 un-pop)

Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	VGA_CORE
				Date:	Friday, March 09, 2018
				Sheet	51 of 55

VGA CORE

VGA\_CORE

Rev 1.0



## Version change list (P.I.R. List)

Page 1 of 1  
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	Down size for material shortage	P49	Change PRA6,PRA9,PRG6 from 1K +-1% 0603 to 1K +-1% 0402	2018.03.05	SVT
2	Down size for material shortage	P49	Change PRZ102,PRZ85 from 1.2K +-1% 0603 to 1.2K +-1% 0402	2018.03.05	SVT
3	Down size for material shortage(U42 SKU)	P49	Change PRZ103,PRZ87 from 1.2K +-1% 0603 to 1.2K +-1% 0402	2018.03.05	SVT
4	Down size for material shortage	P49	Change PRG9 from 2.05K +-1% 0603 to 2.05K +-1% 0402	2018.03.05	SVT
5	Down size for material shortage	P43	Change PR404 from 499K +-1% 0402 to 150K +-1% 0402 Change PC429 from 1U 16V K X5R 0402 to 1U 6.3V M X5R 0201	2018.03.05	SVT
6	Down size for material shortage	P50 P51	Change PC10,PC1313,PC30,PC31,PC32,PC33,PC614,PC801,PC806,PCZ117,PCZ151, PCZ166,PCZ167,PCZ170,PCZ179 from 1U 6.3V K X5R 0402 to 1U 6.3V M X5R 0201	2018.03.05	SVT
7	Down size for material shortage	P49	Change PCA1,PCG1,PCZ40,PCZ41 from 2.2U 16V K X5R 0402 to 2.2U 6.3V M X5R 0402	2018.03.05	SVT
8	Change size for common design	P44	Change PC401,PC418,PC603,PC1305 from 0.1U 10V K X5R 0201 to 0.1U 25V K X5R 0402	2018.03.05	SVT
9	Down size for material shortage	P48	Change PCZ23 from 4.7U 10V K X5R 0603 to S CER CAP 4.7U 10V M X5R 0402	2018.03.05	SVT
10	Down size for material shortage	P51	Change PC20,PC28,PC36,PC37,PC38,PC39,PC40 from 4.7U 6.3V K X5R 0603 to 4.7U 6.3V M X5R 0402	2018.03.05	SVT
11	Down size for material shortage	P45	Change PC505 from CAP .1U 25V K X7R 0603 to 0.1U 25V K X7R 0402	2018.03.05	SVT
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
Size Custom				Document Number	Rev 1.0
Date: Friday, March 09, 2018				Sheet 53 of 55	

Version change list  
(P.I.R. List)Page 1 of 2 for  
HW

Item	Reason for change	PG#	Modify List	Date	Phase
1	ME Request	41	Add Screw Hole H15.	2017/12/13	EVT -> PVT
2	ME Request	41	Remove Screw Hole H16.	2017/12/15	EVT -> PVT
3	0 Ohm Reduction	31	Replace RA2 with R-Short.	2017/12/18	EVT -> PVT
4	0 Ohm Reduction	34	Replace R242 with R-Short.	2017/12/18	EVT -> PVT
5	0 Ohm Reduction	29	Replace R203, R211, R212 with R-Short.	2017/12/18	EVT -> PVT
6	Phase Out Un-Necessary X4E Level	3	Remove X4EABQ38L51 and X4EABQ38L52.	2017/12/19	EVT -> PVT
7	Update 14" PCB DA Part Number.	3	DA6001Y6000 -> DA6001Y6100	2017/12/19	EVT -> PVT
8	Cost Down Plan	36	C2147, C2149 -> 14" Only (BOM Structure Modify)	2017/12/20	EVT -> PVT
9	0 Ohm Reduction	36	Replace R420 with R-Short.	2017/12/20	EVT -> PVT
10	Cost Down Plan	20	Un-Pop CU206, CU204, CD41, CU198, CD210, CU213, CU212, CD46	2017/12/21	EVT -> PVT
11	Cost Down Plan	19	Un-Pop C2140, CB19, CB10, CD32, CD33, CD23	2017/12/21	EVT -> PVT
12	Cost Down Plan	18	Un-Pop CD127	2017/12/21	EVT -> PVT
13	Cost Down Plan	13	Replace CC45 with 10uF	2017/12/21	EVT -> PVT
14	0 Ohm Reduction	35	Replace R233 with R-Short.	2017/12/21	EVT -> PVT
15	0 Ohm Reduction	39	Replace R275, R276, R277, R279 with R-Short.	2017/12/21	EVT -> PVT
16	0 Ohm Reduction	10	Replace RC103 with R-Short.	2017/12/21	EVT -> PVT
17	0 Ohm Reduction	19	Replace RD108, RD140 with R-Short.	2017/12/21	EVT -> PVT
18	0 Ohm Reduction	39	Replace R283 with R-Short.	2017/12/21	EVT -> PVT
19	0 Ohm Reduction	37	Replace R425, R428, R102 with R-Short.	2017/12/21	EVT -> PVT
20	0 Ohm Reduction	32	Replace RL18 with R-Short.	2017/12/21	EVT -> PVT
21	0 Ohm Reduction	40	Replace R371 with R-Short.	2017/12/21	EVT -> PVT
22	Cost Down Plan	28	Un-Pop CV703, CV707, CV708, CV718 (DIS@)	2017/12/21	EVT -> PVT
23	Cost Down Plan	27	Un-Pop CV603, CV607, CV614, CV616, CV617 (DIS@)	2017/12/21	EVT -> PVT
24	Cost Down Plan	22	Un-Pop CV35 (DIS@)	2017/12/21	EVT -> PVT
25	Cost Down Plan	28	Replace CV701 with 10uF	2017/12/21	EVT -> PVT
26	Cost Down Plan	27	Replace CV602 with 10uF	2017/12/21	EVT -> PVT
27	Cost Down Plan	41	Un-Pop Q401, R401, R402	2017/12/21	EVT -> PVT
28	Cost Down Plan	13	Un-Pop CC40	2017/12/21	EVT -> PVT
29	Cost Down Plan	18	Replace RD200, RD201, RD202, RD203, RD205 with R-Short. (SDP@/DDP@)	2017/12/21	EVT -> PVT
30	Cost Down Plan	20	RD211 -> DDP Only (BOM Structure Modify)	2017/12/21	EVT -> PVT
31	VRAM EOL	27, 28	Remove VRAM UV8, UV9 (Replace with x32 DIE *2)	2017/12/22	EVT -> PVT

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title
				PIR (HW)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Friday, March 09, 2018	Sheet	54	of 55

Version change list  
(P.I.R. List)Page 2 of 2 for  
HW

Item	Reason for change	PG#	Modify List	Date	Phase
1	ME Request	38	Replace Touch Pad Connector Symbol (JTP1) - SP01001A800	2017/12/22	EVT -> PVT
2	VRAM EOL	24	Replace ROM_SI (RV65) BOM Structure with 256M*32	2017/12/25	EVT -> PVT
3	VRAM EOL	3	Replace 2GB VRAM X76 BOM Structure with @ (X7677538L01, L02, L03)	2017/12/25	EVT -> PVT
4	Layout Footprint Update	34, 35	Swap JHDD1, JODD2 Pin Define	2017/12/25	EVT -> PVT
5	VRAM EOL	27	Replace UV7 Data Lanes / EDC / DBI / RV130.2 - Pull High +1.35V5_VRAM	2017/12/26	EVT -> PVT
6	Fine Tune YL1 Crystal Capacitor Value	31	CL13 / CL14 : 10pF -> 27pF	2017/12/26	EVT -> PVT
7	Card Reader IC Controlled by X76	3, 32	Realtek -> X7677538LA1 , Genesys -> X7677538LA2.	2017/12/26	EVT -> PVT
8	EMI Cost Down Plan	30	Replace CA41, CA42 with R-Short (Location Changed to RA65, RA66)	2017/12/28	EVT -> PVT
9	Prevent +3VS_WLAN Drop	33	Reserve C245, C246	2017/12/29	EVT -> PVT
10	ME Request	34, 35	Replace JODD2, JHDD1 Symbol with SP010025K00	2017/12/31	EVT -> PVT
11	VRAM BOM Structure Update	3	Replace X7677538L04, L05, L06 BOM Structure with 2GB	2018/01/08	EVT -> PVT
12	Card Reader IC BOM Structure Update	32	Controlled by Main/Substitute, No X76 Anymore	2018/01/08	EVT -> PVT
13	VRAM BOM Structure Update	3	Delete X7677538L01, L02, L03 (EVT VRAM*4 - 2GB)	2018/01/08	EVT -> PVT
14	On Board RAM P/N Update	11	Replace On Board RAM P/N with R3	2018/01/08	EVT -> PVT
15	Cap P/N Update	40	Replace C383 470pF with 1nF (SE074102K80)	2018/01/08	EVT -> PVT
16	Cap P/N Update	40	Replace C386 220pF with 2.2nF (SE075222K80)	2018/01/08	EVT -> PVT
17	Dual Load Switch P/N Update	13, 40	Replace UC5, U381 SA00006U300 with SA00007PM00	2018/01/08	EVT -> PVT
18	Update CPU R3 Part Number	3	Add SA0000BKN30 (i3-8130U R3) and SA0000BLH50 (i3-7020U R3).	2018/02/22	PVT -> Pre-MP
19	Resistor Fine Tune - LED3 and LED4	39	Replace R376 and R378 with 200 Ohm. (SD034200080)	2018/02/22	PVT -> Pre-MP
20	Dual Load Switch P/N Update. (Source Priority Changes)	13, 40	Replace UC5, U381 - SA00007PM00 with SA00008EL00.	2018/02/22	PVT -> Pre-MP
21	Keyboard Resistor Value Update	38	Replace R271 with 0 Ohm (@)	2018/02/22	PVT -> Pre-MP
22	Keyboard Resistor Value Update	38	Replace R278 with R-Short.	2018/02/22	PVT -> Pre-MP
23	Keyboard Resistor Value Update	38	Replace R272, R274, "R277 (15@)" with 470 Ohm.	2018/02/22	PVT -> Pre-MP
24	Co-Lay Remove	17	Remove LC99	2018/02/27	PVT -> Pre-MP
25	Replace BOM Structure	3	Replace SA0000BLH50 BOM Structure with i3_7020U_U22@.	2018/03/09	PVT -> Pre-MP
26	Add CPU	3	Add SA0000BLD60 (SR3LD) - i3_7020U_U42@	2018/03/09	PVT -> Pre-MP
27	Replace DA Part Number with DAZ P/N	3	Replace with DAZ29900201 (14_DAZ@) & DAZ29A00201 (15_DAZ@).	2018/03/09	PVT -> Pre-MP
28	ESD Request	36	Add C122 (0.1uF)	2018/03/09	PVT -> Pre-MP
29					
30					
31					

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title
				PIR (HW)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Size	Document	Number	LA-G201P	
Cusum				
Date:	Friday, March 09, 2018	Sheet	55	of 55